TL F –1. Order Number DMQB FMQB DMJ. DMW or DMN. See NS Package Number J16A N16E or W16A. Function Table. datasheet, pdf, data sheet, datasheet, data sheet, pdf, National Semiconductor, Dual 4-Line to 1-Line Data Selectors/Multiplexers. The LSTTL/MSI SN54/74LS is a very high speed Dual 4-Input. Multiplexer with common select inputs and individual enable inputs for each section.

Author: | Mugor Taular |

Country: | Jamaica |

Language: | English (Spanish) |

Genre: | Medical |

Published (Last): | 5 January 2008 |

Pages: | 497 |

PDF File Size: | 12.96 Mb |

ePub File Size: | 19.6 Mb |

ISBN: | 843-4-42641-498-8 |

Downloads: | 12385 |

Price: | Free* [*Free Regsitration Required] |

Uploader: | Akiramar |

Forms maths Geometry Physics 1. The integrated circuit contains two multiplexers with 4 ways at entries of selection A and B communes. This one, carried to the state 1force the exit of the multiplexer corresponding to state 0 independently of the state of the other 741153.

### Dual 4-Input Multiplexer

The stitching and the logic diagram of this integrated circuit are given on figure 32, while figure 33 gives its truth table. In addition to the datashedt of several logical signals, the multiplexer can be used to replace a network. This is made possible because the equation of the exit of a multiplexer reveals all the possible combinations of the entries of order. The exit S with for the equation: Since all the combinations of 741553 entries A, B, C and D are present in this equation, we can fulfill with this multiplexer any switching function comprising the same number of entries, that is to say 4.

The entries datasheeet ordering of the multiplexer become the entries of the network which one wants to carry out.

### Datasheet(PDF) – National Semiconductor (TI)

To know how to position the other entries, one draws up a table with all the combinations of the entries of order. For each combination, one indicates the logical level that must take the exit. One subjects the datasheeg corresponding to the combination of the entries of order at the level wished at exit. The example which follows will clarify the procedure. One has four switches being able to be connected either to the supply voltage, or with the mass and one wants to know so at least two switches are closed again on the positive tension of food.

A circuit of this kind can be used datssheet the indication of breakdowns, or for the counting of parts on a production line. If integrated logical doors are used, one obtains the circuit represented on figure The exit of the circuit is brought to the level H uc at least two of the reversers are commutated on the positive tension.

One realizes that it is necessary to employ several types of doors, of the doors OR with 3 entriesa door OR at 2 entries and a door AND 4 entries. We will see xatasheet the same function can be obtained with a single multiplexer at sixteen entries. According 774153 what was known as before, the four switches are connected to the four entries of order D, C, B, A of the multiplexer.

To determine how to connect the sixteen inputs, it is enough to follow the described procedure and to build a table with sixteen lines like that of figure For each combination of the entries 741533 order, one defers in the column of the exit the state that this one must take. In the table of figure 35, the lines represented in red characters correspond if at least two of the dayasheet of order are on the level H and for which the exit must thus be with the level H. It now remains to carry the selected entries at the levels indicated in the last column.

For example, entry 2 must be carried on the level Ltherefore connected to the mass. On the other hand, entry 3 on the level Htherefore is datasjeet to the positive tension. The circuit which results from it is deferred on figure The advantage of the multiplexer compared to the network of doors is obvious: This one indeed requires at least three integrated circuits: Moreover, the use of a multiplexer makes it possible to pass easily from a switching function to another by changing the level of the inputs.

In this ix, we will examine the demultiplexers which are circuits whose function is opposite among that of the multiplexers.

Information, present on the input, is acicular towards the exit selected by the state of the entries of order. The not selected exits position with state 1. Let us examine simplest of the demultiplexers, that with 2 ways. The diagram symbolic system and the mechanical equivalent of a demultiplexer with 2 ways are presented at figure The data datashheet in D is acicular towards S0 or S1 depending on the state of the entry of order A.

The combinative circuit which fulfills the function of the demultiplexer with 2 ways must thus correspond to the truth table of figure To find the equation simplest of S1let us draw the picture of Karnaugh figure The two groupings and D give us the following equation of S1: The expressions and lead us to the logic diagram of figure One does not find a demultiplexer with 2 ways integrated. If one has the integrated circuitone can carry out the circuit of figure Otherwise, it is necessary to turn to the demultiplexer integrated into 4 ways: The integrated circuit 74LS contains two demultiplexers with 4 ways.

The stitching datsheet the logic diagram of this circuit are given on figure 41, while figure 42 gives its truth table.

It is noticed that the binary number formed by the state of the entries of selection B and A gives the decimal index of the exit concerned. We know that the majority of the decoders have their active exits at state 0 and their entry of active validation to state 0.

## National Semiconductor

Let us carry the entry of validation to state 0: Now let us carry the entry of validation to state 1: In short, the logical data present on the entry of validation is acicular towards the exit selected by the entries of the decoder. Thus to use a decoder out of demultiplexer, the entry of validation becomes the input and the entries of the decoder become the entries dxtasheet ordering of the demultiplexer.

Figure 43 illustrates how one passes from a decoder to a demultiplexer. The next theory will treat memories. Click here for the following lesson or in the synopsis envisaged to this end.

High of page Preceding page Following page. Use of a decoder out of demultiplexer. Return to the synopsis. To contact the author.

Static page of welcome. Dynamic page of welcome. How to make a site? Form of the perso pages. Electronic forum and Infos. Electronic forum and Poem.